Espressif Systems /ESP32-C6-LP /LP_I2C0 /CTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SDA_FORCE_OUT)SDA_FORCE_OUT 0 (SCL_FORCE_OUT)SCL_FORCE_OUT 0 (SAMPLE_SCL_LEVEL)SAMPLE_SCL_LEVEL 0 (RX_FULL_ACK_LEVEL)RX_FULL_ACK_LEVEL 0 (TRANS_START)TRANS_START 0 (TX_LSB_FIRST)TX_LSB_FIRST 0 (RX_LSB_FIRST)RX_LSB_FIRST 0 (CLK_EN)CLK_EN 0 (ARBITRATION_EN)ARBITRATION_EN 0 (FSM_RST)FSM_RST 0 (CONF_UPGATE)CONF_UPGATE

Description

Transmission setting

Fields

SDA_FORCE_OUT

1: direct output, 0: open drain output.

SCL_FORCE_OUT

1: direct output, 0: open drain output.

SAMPLE_SCL_LEVEL

This register is used to select the sample mode. 1: sample SDA data on the SCL low level. 0: sample SDA data on the SCL high level.

RX_FULL_ACK_LEVEL

This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.

TRANS_START

Set this bit to start sending the data in txfifo.

TX_LSB_FIRST

This bit is used to control the sending mode for data needing to be sent. 1: send data from the least significant bit, 0: send data from the most significant bit.

RX_LSB_FIRST

This bit is used to control the storage mode for received data. 1: receive data from the least significant bit, 0: receive data from the most significant bit.

CLK_EN

Reserved

ARBITRATION_EN

This is the enable bit for arbitration_lost.

FSM_RST

This register is used to reset the scl FMS.

CONF_UPGATE

synchronization bit

Links

() ()